Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

ASPDAC
2006
ACM

favoriteEmaildiscussreport

82views Hardware» more ASPDAC 2006»

Discovering the input assumptions in specification refinement coverage

13 years 8 months ago

Discovering the input assumptions in specification refinement coverage

Download www.cecs.uci.edu

The design of a large chip is typically hierarchical

Prasenjit Basu, Sayantan Das, Pallab Dasgupta, Par

Real-time Traffic

ASPDAC 2006 | Formal Property Verification | Hardware | Level Specific Design | Level Specific Details |

claim paper

Related Content

» Using a formal specification and a model checker to monitor and direct simulation

» Interface InputOutput Automata

» SYNERGY a new algorithm for property checking

» Enhanced Property Specification and Verification in BLAST

» Mining specifications

» On Testing Partially Specified IOTS through Lossless Queues

» A Critical Analysis of Empirical Research in Software Testing

» ConstraintBased Controller Synthesis in NonDeterministic and Partially Observable Domains

» On the Consistency of Ranking Algorithms

Post Info
More Details (n/a)

Added	20 Aug 2010
Updated	20 Aug 2010
Type	Conference
Year	2006
Where	ASPDAC
Authors	Prasenjit Basu, Sayantan Das, Pallab Dasgupta, Partha Pratim Chakrabarti

Comments (0)