Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

13

CHES
2005
Springer

favoriteEmaildiscussreport

117views Cryptology» more CHES 2005»

DPA Leakage Models for CMOS Logic Circuits

13 years 10 months ago

DPA Leakage Models for CMOS Logic Circuits

Download www.iacr.org

In this paper, we propose new models for directly evaluating DPA leakage from logic information in CMOS circuits. These models are based on the transition probability for each gate, and are naturally applicable to various actual devices for simulating power analysis. We also report the eﬀectiveness of the previously known enhanced DPA on our model. Furthermore, we demonstrate the weakness of previously known hardware countermeasures for both our model and FPGA and suggest secure conditions for the hardware countermeasure.

Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa

Real-time Traffic

CHES 2005 | Cryptography | DPA Leakage | Enhanced Dpa | Hardware Countermeasure |

claim paper

Related Content

» SideChannel Leakage of Masked CMOS Gates

» Modeling and Analysis of Loading Effect in Leakage of NanoScaled BulkCMOS Logic Circuits

» Security Evaluation of DPA Countermeasures Using DualRail Precharge Logic Style

» Modeling and estimating leakage current in seriesparallel CMOS networks

» Differential Power Analysis Model and Some Results

» DPA on Quasi Delay Insensitive Asynchronous Circuits Formalization and Improvement

» Leakage Power Analysis and Comparison of Deep Submicron Logic Gates

» Masking at Gate Level in the Presence of Glitches

» Causal probabilistic input dependency learning for switching model in VLSI circuits

Post Info
More Details (n/a)

Added	26 Jun 2010
Updated	26 Jun 2010
Type	Conference
Year	2005
Where	CHES
Authors	Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa

Comments (0)