Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ICCD
2005
IEEE

favoriteEmaildiscussreport

63views Hardware» more ICCD 2005»

A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits

14 years 1 months ago

A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits

Download www.cse.unt.edu

Valmiki Mukherjee, Saraju P. Mohanty, Elias Kougia

Real-time Traffic

Hardware | ICCD 2005 |

claim paper

Related Content

» DualK Versus DualT Technique for Gate Leakage Reduction A Comparative Perspective

» Total leakage power optimization with improved mixed gates

» Adaptive techniques for overcoming performance degradation due to aging in digital circuit...

» Leakage poweraware clock skew scheduling converting stolen time into leakage power reducti...

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2005
Where	ICCD
Authors	Valmiki Mukherjee, Saraju P. Mohanty, Elias Kougianos

Comments (0)