Sciweavers

Share
CF
2006
ACM

An efficient cache design for scalable glueless shared-memory multiprocessors

11 years 5 months ago
An efficient cache design for scalable glueless shared-memory multiprocessors
Traditionally, cache coherence in large-scale shared-memory multiprocessors has been ensured by means of a distributed directory structure stored in main memory. In this way, the access to main memory to recover the sharing status of the block is generally put in the critical path of every cache miss, increasing its latency. Considering the ever-increasing distance to memory, these cache coherence protocols are far from being optimal from the perspective of performance. On the other hand, shared-memory multiprocessors formed by connecting chips that integrate the processor, caches, coherence logic, switch and memory controller through a low-cost, low-latency point-to-point network (glueless shared-memory multiprocessors) are a reality. In this work, we propose a novel design for the L2 cache level, at which coherence has to be maintained, aimed at being used in glueless shared-memory multiprocessors. Our proposal splits the cache structure into two different parts: one for storing dat...
Alberto Ros, Manuel E. Acacio, José M. Garc
Added 20 Aug 2010
Updated 20 Aug 2010
Type Conference
Year 2006
Where CF
Authors Alberto Ros, Manuel E. Acacio, José M. García
Comments (0)
books