Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

DATE
2000
IEEE

favoriteEmaildiscussreport

61views Hardware» more DATE 2000»

Efficient Power Co-Estimation Techniques for System-on-Chip Design

13 years 9 months ago

Efficient Power Co-Estimation Techniques for System-on-Chip Design

Download esdat.ucsd.edu

Marcello Lajolo, Anand Raghunathan, Sujit Dey, Luc

Real-time Traffic

DATE 2000 | Hardware |

claim paper

Related Content

» Advanced Design Issues for OASIS NetworkonChip Architecture

» Discrete Particle Swarm Optimization for Multiobjective Design Space Exploration

» Automatic synthesis of the HardwareSoftware Interface

» Leveraging applicationlevel requirements in the design of a NoC for a 4G SoC a case study

» SystemLevel PointtoPoint Communication Synthesis using Floorplanning Information

» NetworkonChip design and synthesis outlook

» Design of an efficient power delivery network in an soc to enable dynamic power management

» Power Analysis and Optimization Techniques for Energy Efficient Computer Systems

» Efficient incremental analysis of onchip power grid via sparse approximation

Post Info
More Details (n/a)

Added	30 Jul 2010
Updated	30 Jul 2010
Type	Conference
Year	2000
Where	DATE
Authors	Marcello Lajolo, Anand Raghunathan, Sujit Dey, Luciano Lavagno

Comments (0)