Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

ASPDAC
1999
ACM

favoriteEmaildiscussreport

123views Hardware» more ASPDAC 1999»

Estimation of Peak Current through CMOS VLSI Circuit Supply Lines

13 years 8 months ago

Estimation of Peak Current through CMOS VLSI Circuit Supply Lines

Download www.cecs.uci.edu

Toshio Murayama, Kimihiro Ogawa, Haruhiko Yamaguch

Real-time Traffic

ASPDAC 1999 | Hardware |

claim paper

Related Content

» Exact and Approximate Estimation for Maximum Instantaneous Current of CMOS Circuits

» Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits

» Fast transient power and noise estimation for VLSI circuits

» Modeling and estimating leakage current in seriesparallel CMOS networks

» Expected current distributions for CMOS circuits

» An approach to computer simulation of bonding and package crosstalk in mixedsignal CMOS IC...

» An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Bas...

» COSMOS a continuous optimization approach for maximum power estimation of CMOS circuits

» A SelfBiased High Performance Folded Cascode CMOS OpAmp

Post Info
More Details (n/a)

Added	02 Aug 2010
Updated	02 Aug 2010
Type	Conference
Year	1999
Where	ASPDAC
Authors	Toshio Murayama, Kimihiro Ogawa, Haruhiko Yamaguchi

Comments (0)