Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

VTC
2007
IEEE

favoriteEmaildiscussreport

85views Communications» more VTC 2007»

A Fast-Convergence Decoding Method and Memory-Efficient VLSI Decoder Architecture for Irregular LDPC Codes in the IEEE 802.16e S

13 years 10 months ago

A Fast-Convergence Decoding Method and Memory-Efficient VLSI Decoder Architecture for Irregular LDPC Codes in the IEEE 802.16e S

Download nthur.lib.nthu.edu.tw

Yeong-Luh Ueng, Chung-Chao Cheng

Real-time Traffic

VTC 2007 |

claim paper

Related Content

» VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax

» VLSI Decoder Architecture for High Throughput Variable Blocksize and Multirate LDPC Codes

» A Flexible Hardware Encoder for LowDensity ParityCheck Codes

Post Info
More Details (n/a)

Added	04 Jun 2010
Updated	04 Jun 2010
Type	Conference
Year	2007
Where	VTC
Authors	Yeong-Luh Ueng, Chung-Chao Cheng

Comments (0)