A fast dual-field modular arithmetic logic unit and its hardware implementation

— We propose a fast Modular Arithmetic Logic Unit (MALU) that is scalable in the digit size (d) and the field size (k). The datapath of MALU has chains of Carry Save Adders (CSAs) to speed up the large integer arithmetic operations over GF(p) and GF(2m ). It is well suited and very efficient for the modular multiplication and addition/subtraction which are the computational kernels of Elliptic Curve and Hyperelliptic Curve Cryptography (H/ECC). While maintaining the scalability and multi-function, we obtain a throughput of 205 Mbps and 388 Mbps with a clock rate of 110 MHz for 256-bit GF(p) and GF(2239 ) respectively on FPGA prototyping.

• Type: Conference
• Year: 2006
• Where: ISCAS
• Authors: Kazuo Sakiyama, Bart Preneel, Ingrid Verbauwhede
• Keywords: Carry Save Adders, Integer Arithmetic Operations, ISCAS 2006, Modular Arithmetic Logic