A FPGA-Based Implementation of a Fault-Tolerant Neural Architecture for Photon Identification

Event identification in photon counting ICCD detectors requires a high level image analysis which cannot be easily described algorithmically: neural networks are promising to approach this application. A system capable of identifying these events on board of satellites needs fault tolerant capabilities to certify result correctness. The rapid evolution of the problem specification, due to the increasing knowledge about the physics, makes attractive the availability and modifiability of prototypes: FPGA-based design is effective to realize these systems. The paper presents therefore an FPGA-based implementation of a fault tolerant neural architecture for event identification.

• Type: Conference
• Year: 1997
• Where: FPGA
• Authors: Monica Alderighi, E. L. Gummati, Vincenzo Piuri, Giacomo R. Sechi
• Keywords: Fault Tolerant, Fault Tolerant Capabilities, FPGA, FPGA 1997, Photon Counting Iccd