Hardware scheduling support in SMP architectures

In this paper we propose a hardware real time operating system (HW-RTOS) that implements the OS layer in a dual-processor SMP architecture. Intertask communication is specified by means of dedicated APIs and the HW-RTOS takes care of the communication requirements of the application and also implements the task scheduling algorithm. The HW-RTOS allows to have smaller footprints, since it avoids the need to link to the final executables traditional software RTOS libraries. Moreover, the HW-RTOS is able to exploit the easy task migration feature provided by an SMP architecture much more efficiently than a traditional software RTOS, due to its faster execution and we show how this significantly overcomes the performance achievable with optimal static task partitioning among two processors. Preliminary results show that the hardware overhead in a dual processor architecture is less than 20K gates.

• Type: Conference
• Year: 2007
• Where: DATE
• Authors: André C. Nácul, Francesco Regazzoni, Marcello Lajolo
• Keywords: DATE 2007, Dual-processor Smp Architecture, Hardware, SMP Architecture, Traditional Software Rtos