Sciweavers

Share
DATE
2009
IEEE

Hardware/software co-design architecture for thermal management of chip multiprocessors

8 years 11 months ago
Hardware/software co-design architecture for thermal management of chip multiprocessors
—The sustained push for performance, transistor count, and instruction level parallelism has reached a point where chip level power density issues are at the forefront of design constraints. Many high performance computing platforms are integrating several homogeneous or heterogeneous processing cores on the same die to fit small form factors. Due to the design limitations of using expensive cooling solutions, such complex chip multiprocessors require an architectural solution to mitigate thermal problems. Many of the current systems deploy Dynamic Voltage and Frequency Scaling (DVFS) to address thermal emergencies, either within the Operating System or hardware. These techniques have certain limitations in terms of response lag, scalability, cost and being reactive. In this paper, we present an alternative thermal management system to address these limitations, based on hardware/software co-design architecture. The results show that in the 65nm technology, a predictive, targeted, an...
Omer Khan, Sandip Kundu
Added 20 May 2010
Updated 20 May 2010
Type Conference
Year 2009
Where DATE
Authors Omer Khan, Sandip Kundu
Comments (0)
books