Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

VLSID
2003
IEEE

favoriteEmaildiscussreport

91views VLSI» more VLSID 2003»

High Level Modeling and Validation Methodologies for Embedded Systems: Bridging the Productivity Gap

14 years 4 months ago

High Level Modeling and Validation Methodologies for Embedded Systems: Bridging the Productivity Gap

Download www1.cs.columbia.edu

Sandeep K. Shukla, Jean-Pierre Talpin, Stephen A.

Real-time Traffic

Computer Architecture | Validation Methodologies | VLSID 2003 |

claim paper

Related Content

» Hierarchical Production Planning Using a Hybrid System Dynamic Discrete Event Simulation ...

» System Level Modelling of Reconfigurable FFT Architecture for SystemonChip Design

» Model Based Synthesis of Embedded Software

» An algebraic theory for behavioral modeling and protocol synthesis in system design

» PPM Reduction on Embedded Memories in System on Chip

» A Behavioral Type Inference System for Compositional SystemonChip Design

» Pattern Oriented Software Development Moving Seamlessly from Requirements to Architecture

» Heterogeneous behavioral hierarchy for system level designs

» ANDES An ANalysisBased DEsign Tool for Wireless Sensor Networks

Post Info
More Details (n/a)

Added	01 Dec 2009
Updated	01 Dec 2009
Type	Conference
Year	2003
Where	VLSID
Authors	Sandeep K. Shukla, Jean-Pierre Talpin, Stephen A. Edwards, Rajesh K. Gupta

Comments (0)