Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

ICCAD
1993
IEEE

favoriteEmaildiscussreport

97views Hardware» more ICCAD 1993»

High level synthesis for reconfigurable datapath structures

13 years 8 months ago

High level synthesis for reconfigurable datapath structures

Download bwrc.eecs.berkeley.edu

Lisa M. Guerra, Miodrag Potkonjak, Jan M. Rabaey

Real-time Traffic

Hardware | ICCAD 1993 |

claim paper

Related Content

» A Synthesis System For BusBased Wavefront Array Architectures

» A datapath synthesis system for the reconfigurable datapath architecture

» Using Genetic Programming and High Level Synthesis to Design Optimized Datapath

» HighLevel State Machine Specification and Synthesis

» Versatile HighLevel Synthesis of SelfChecking Datapaths Using an OnLine Testability Metric

» A RunTime WordLevel Reconfigurable CoarseGrain Functional Unit for a VLIW Processor

» Formal datapath representation and manipulation for implementing DSP transforms

» Exploiting operation level parallelism through dynamically reconfigurable datapaths

» A Parameterized Architecture Model in High Level Synthesis for Image Processing Applicatio...

Post Info
More Details (n/a)

Added	08 Aug 2010
Updated	08 Aug 2010
Type	Conference
Year	1993
Where	ICCAD
Authors	Lisa M. Guerra, Miodrag Potkonjak, Jan M. Rabaey

Comments (0)