Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

GLVLSI
1996
IEEE

favoriteEmaildiscussreport

88views VLSI» more GLVLSI 1996»

A High Speed VLSI Architecture for Scaleable ATM Switches

13 years 8 months ago

A High Speed VLSI Architecture for Scaleable ATM Switches

Download www.cecs.uci.edu

Paul Shipley, Sherif Sayed, Magdy A. Bayoumi

Real-time Traffic

GLVLSI 1996 | VLSI |

claim paper

Related Content

» FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks

» Switching Noise Analysis Framework For High Speed Logic Families

» Dynamically Optimizing FPGA Applications by Monitoring Temperature and Workloads

Post Info
More Details (n/a)

Added	07 Aug 2010
Updated	07 Aug 2010
Type	Conference
Year	1996
Where	GLVLSI
Authors	Paul Shipley, Sherif Sayed, Magdy A. Bayoumi

Comments (0)