HLS: combining statistical and symbolic simulation to guide microprocessor designs

As microprocessors continue to evolve, many optimizations reach a point of diminishing returns. We introduce HLS, a hybrid processor simulator which uses statistical models and symbolic execution to evaluate design alternatives. This simulation methodology allows for quick and accurate contour maps to be generated of the performance space spanned by design parameters. We validate the accuracy of HLS through correlation with existing cycle-by-cycle simulation techniques and current generation hardware. We demonstrate the power of HLS by exploring design spaces de ned by two parameters: code properties and value prediction. These examples motivate how HLS can be used to set design goals and individual component performance targets.

• Type: Conference
• Year: 2000
• Where: ISCA
• Authors: Mark Oskin, Frederic T. Chong, Matthew K. Farrens
• Keywords: Accurate Contour Maps, Cycle-by-cycle Simulation Techniques, Hardware, Hybrid Processor Simulator, ISCA 2000