Sciweavers

Share
ICCAD
1996
IEEE

Identification of unsettable flip-flops for partial scan and faster ATPG

10 years 10 months ago
Identification of unsettable flip-flops for partial scan and faster ATPG
State justification is a time-consuming operation in test generation for sequential circuits. In this paper, we present a technique to rapidly identify state elements (flip-flops) that are either difficult to set or unsettable. This is achieved by performing test generation on certain transformed circuits to identify state elements that are not settable to specific logic values. Two applications that benefit from this identification are sequential circuit test generation and partial scan design. The knowledge of the state space is shown to be useful in creating early backtracks in deterministic test generation. Partial scan selection is also shown to benefit from the knowledge of the difficult-to-set flip-flops. Experiments on the ISCAS89 circuits are presented to show the reduction in time for test generation and the improvements in the testability of the resulting partial scan circuits.
Ismed Hartanto, Vamsi Boppana, W. Kent Fuchs
Added 07 Aug 2010
Updated 07 Aug 2010
Type Conference
Year 1996
Where ICCAD
Authors Ismed Hartanto, Vamsi Boppana, W. Kent Fuchs
Comments (0)
books