Implementation of BEE: a real-time large-scale hardware emulation engine

This paper describes the hardware implementation of a real-time, large-scale, multi-chip FPGA (Field Programmable Gate Array) based emulation engine with a capacity of 10 million ASIC (Application Specific Integrated Circuits) equivalent gates. Attainable system operation frequency can exceed 60 MHz, and the system throughput has been empirically verified to achieve 600 billion 16-bit additions per second. The emulator is custom designed to maximize the performance and resource utilization for a range of telecommunication and digital signal processing applications. With its high-speed interconnect architecture and large external I/O bandwidth, the emulator excels in prototyping real-time systems that have strict timing, logic capacity, and data rate requirements. Our development efforts are guided by such ongoing projects as ultra-wide band (UWB) and multi-channelmulti-antenna (MCMA) radio systems research. Categories: I. Computing Methodologies I.6 Simulation and Modeling I.6.7 Simul...

• Type: Conference
• Year: 2003
• Where: FPGA
• Authors: Chen Chang, Kimmo Kuusilinna, Brian C. Richards, Robert W. Brodersen
• Keywords: Emulation Engine, Field Programmable Gate Array, FPGA 2003, Hardware, Methodologies I.6 Simulation