Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ISCAS
1994
IEEE

favoriteEmaildiscussreport

70views Hardware» more ISCAS 1994»

Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits

13 years 8 months ago

Improved Delay and Current Models for Estimating Maximum Currents in CMOS VLSI Circuits

Download www.eecg.toronto.edu

Harish Kriplani, Farid N. Najm, Ibrahim N. Hajj

Real-time Traffic

Hardware | ISCAS 1994 |

claim paper

Related Content

» Modeling and estimating leakage current in seriesparallel CMOS networks

» Current and charge estimation in CMOS circuits

» Expected current distributions for CMOS circuits

» Estimation of Maximum PowerUp Current

» Power Optimization in Current Mode Circuits

» COSMOS a continuous optimization approach for maximum power estimation of CMOS circuits

» BatteryPowered Digital CMOS Design

» Probabilistic maximum error modeling for unreliable logic circuits

» Fast transient power and noise estimation for VLSI circuits

Post Info
More Details (n/a)

Added	09 Aug 2010
Updated	09 Aug 2010
Type	Conference
Year	1994
Where	ISCAS
Authors	Harish Kriplani, Farid N. Najm, Ibrahim N. Hajj

Comments (0)