Sciweavers

Share
ASAP
2008
IEEE

Integer and floating-point constant multipliers for FPGAs

8 years 8 months ago
Integer and floating-point constant multipliers for FPGAs
Reconfigurable circuits now have a capacity that allows them to be used as floating-point accelerators. They offer massive parallelism, but also the opportunity to design optimised floating-point hardware operators not available in microprocessors. Multiplication by a constant is an important example of such an operator. This article presents an architecture generator for the correctly rounded multiplication of a floating-point number by a constant. This constant can be a floating-point value, but also an arbitrary irrational number. The multiplication of the significands is an instance of the well-studied problem of constant integer multiplication, for which improvement to existing algorithms are also proposed and evaluated.
Nicolas Brisebarre, Florent de Dinechin, Jean-Mich
Added 29 May 2010
Updated 29 May 2010
Type Conference
Year 2008
Where ASAP
Authors Nicolas Brisebarre, Florent de Dinechin, Jean-Michel Muller
Comments (0)
books