Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation

Transaction Level Modeling (TLM) is an emerging design practice for overcoming increasing design complexity. It aims at simplifying the design flow of embedded systems ning and verifying a system at different abstraction levels. In this context, transactors play a fundamental role since they allow communication between the system compomplemented at different abstraction levels. Reuse of RTL IPs into TLM systems is a meaningful example of key advantage guaranteed by exploiting transactors. Nevertheless, transactors implementation is still manual, tedious and error-prone, and the effort spent to verify their correctness often overcomes the benefits of the TLM-based design flow. In this paper we present a methodology to automatically generate transactors for RTL IPs. We show how the transactor code can be automatically generated by exploiting the testbench of any RTL IP.

• Type: Conference
• Year: 2008
• Where: DATE
• Authors: Nicola Bombieri, Nicola Deganello, Franco Fummi
• Keywords: DATE 2008, Design flow, Hardware, Rtl Ip, Transactors Implementation