Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ISSS
2000
IEEE

favoriteEmaildiscussreport

129views Hardware» more ISSS 2000»

IP Reuse in the System on a Chip Era

13 years 9 months ago

IP Reuse in the System on a Chip Era

Download www.dimap.ufrn.br

Intellectual Property (IP) Reuse is one of the keys for System on a Chip (SoC) design productivity improvement. Although IP reuse has been explored both technically and as a business for many years, only recently systematic approaches based on EDA technology are starting to emerge in the marketplace. This paper gives an

Warren Savage, John Chilton, Raul Camposano

Real-time Traffic

Design Productivity Improvement | Hardware | Intellectual Property | IP Reuse | ISSS 2000 |

claim paper

Related Content

» System Level Modelling of Reconfigurable FFT Architecture for SystemonChip Design

» Reuse and protection of intellectual property in the SpecC system

» Panel What is the Proper System on Chip Design Methodology

» Onchip networks A scalable communicationcentric embedded system design paradigm

» A Mask Reuse Methodology for Reducing SystemonaChip Cost

» Assembling 2D blocks into 3D chips

» LowCost and RealTime SuperResolution over a Video Encoder IP

» A Behavioral Type Inference System for Compositional SystemonChip Design

» Error Catch and Analysis for Semiconductor Memories Using March Tests

Post Info
More Details (n/a)

Added	31 Jul 2010
Updated	31 Jul 2010
Type	Conference
Year	2000
Where	ISSS
Authors	Warren Savage, John Chilton, Raul Camposano

Comments (0)