Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ISCAS
1995
IEEE

favoriteEmaildiscussreport

78views Hardware» more ISCAS 1995»

Layout Optimization Using Arbitrarily High Degree Posynomial Models

13 years 8 months ago

Layout Optimization Using Arbitrarily High Degree Posynomial Models

Download www.ece.umn.edu

Piyush K. Sancheti, Sachin S. Sapatnekar

Real-time Traffic

Hardware | ISCAS 1995 |

claim paper

Related Content

» Energy Models for Graph Clustering

» Optimal equivalent circuits for interconnect delay calculations using moments

» Thermalinduced leakage power optimization by redundant resource allocation

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	ISCAS
Authors	Piyush K. Sancheti, Sachin S. Sapatnekar

Comments (0)