Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

ICCAD
1996
IEEE

favoriteEmaildiscussreport

81views Hardware» more ICCAD 1996»

Logic optimization by output phase assignment in dynamic logic synthesis

13 years 8 months ago

Logic optimization by output phase assignment in dynamic logic synthesis

Download www.cs.nthu.edu.tw

Ruchir Puri, Andrew Bjorksten, Thomas E. Rosser

Real-time Traffic

Hardware | ICCAD 1996 |

claim paper

Related Content

» Automated Phase Assignment for the Synthesis of Low Power Domino Circuits

» Synthesis of optimal switching logic for hybrid systems

» Performancedriven synthesis of asynchronous controllers

» Iterative layering Optimizing arithmetic circuits by structuring the information flow

» Transforming Cyclic Circuits Into Acyclic Equivalents

» FPGA power reduction by guarded evaluation

Post Info
More Details (n/a)

Added	07 Aug 2010
Updated	07 Aug 2010
Type	Conference
Year	1996
Where	ICCAD
Authors	Ruchir Puri, Andrew Bjorksten, Thomas E. Rosser

Comments (0)