Loop Optimization using Hierarchical Compilation and Kernel Decomposition

The increasing complexity of hardware features for recent processors makes high performance code generation very challenging. In particular, several optimization targets have to be pursued simultaneously (minimizing L1/L2/L3/TLB misses and maximizing instruction level parallelism). Very often, these optimization goals impose different and contradictory constraints on the transformations to be applied. We propose a new hierarchical compilation approach for the generation of high performance code relying on the use of state-of-the-art compilers. This approach is not application-dependent and do not require any assembly hand-coding. It relies on the decomposition of the original loop nest into simpler kernels, typically 1D to 2D loops, much simpler to optimize. We successfully applied this approach to optimize dense matrix muliply primitives (not only for the square case but to the more general rectangular cases) and convolution. The performance of the optimized codes on Itanium 2 and Pe...

• Type: Conference
• Year: 2007
• Where: CGO
• Authors: Denis Barthou, Sébastien Donadio, Patrick Carribault, Alexandre Duchateau, William Jalby
• Keywords: CGO 2007, Hierarchical Compilation Approach, Instruction Level Parallelism, Performance Code Generation, Software Engineering