Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

DATE
2005
IEEE

favoriteEmaildiscussreport

123views Hardware» more DATE 2005»

Low Power Oriented CMOS Circuit Optimization Protocol

13 years 10 months ago

Low Power Oriented CMOS Circuit Optimization Protocol

Download hal-lirmm.ccsd.cnrs.fr

Alexandre Verle, Xavier Michel, Nadine Azém

Real-time Traffic

DATE 2005 | Hardware |

claim paper

Related Content

» Design and Optimization of LowVoltage LowPower QuasiFloating Gate Digital Circuits

» Low power synthesis of dual threshold voltage CMOS VLSI circuits

» Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS ci...

» Optimal Supply and Threshold Scaling for Subthreshold CMOS Circuits

» Multilevel logic optimization for low power using local logic transformations

» Optimal Assignment of High Threshold Voltage for Synthesizing Dual Threshold CMOS Circuits

» Fully depleted CMOSSOI device design guidelines for low power applications

» A Low Power and High Performance Analog Front End for Passive RFID Transponder

» Congestionaware power grid optimization for 3D circuits using MIM and CMOS decoupling capa...

Post Info
More Details (n/a)

Added	24 Jun 2010
Updated	24 Jun 2010
Type	Conference
Year	2005
Where	DATE
Authors	Alexandre Verle, Xavier Michel, Nadine Azémard, Philippe Maurine, Daniel Auvergne

Comments (0)