Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

DAC
1994
ACM

favoriteEmaildiscussreport

102views Computer Architecture» more DAC 1994»

Memory Estimation for High Level Synthesis

13 years 8 months ago

Memory Estimation for High Level Synthesis

Download www.cosic.esat.kuleuven.be

Abstract -- This paper describes a new memory estimation technique for DSP applications written in an applicative language. Since no concept of storage is present in an applicative language, the compiler has to derive the memory needs. For each array, the number of storage locations is estimated by modelling both, the dependencies and the sequence of execution. For this, an arrayspecific production time axis is created and the current production date is compared with the production date of the consumed signal. It is formulated as an integer linear problem.

Ingrid Verbauwhede, Chris J. Scheers, Jan M. Rabae

Real-time Traffic

Applicative Language | Computer Architecture | DAC 1994 | Memory Estimation Technique | Production Date |

claim paper

Related Content

» Memory Aware HighLevel Synthesis for Embedded Systems

» A Parallel for Loop Memory Template for a High Level Synthesis Compiler

» Controller Estimation for FPGA Target Architectures during HighLevel Synthesis

» Lower Bound Estimation for Low Power HighLevel Synthesis

» A new technique for estimating lower bounds on latency for high level synthesis

» High Level Synthesis of Pipelined Instruction Set Processors and BackEnd Compilers

» A Variation Aware High Level Synthesis Framework

» Binary Synthesis with multiple memory banks targeting array references

» A high level SoC power estimation based on IP modeling

Post Info
More Details (n/a)

Added	09 Aug 2010
Updated	09 Aug 2010
Type	Conference
Year	1994
Where	DAC
Authors	Ingrid Verbauwhede, Chris J. Scheers, Jan M. Rabaey

Comments (0)