Sciweavers

Share
ASPDAC
2005
ACM

Multilevel full-chip gridless routing considering optical proximity correction

9 years 5 months ago
Multilevel full-chip gridless routing considering optical proximity correction
To handle modern routing with nanometer effects, we need to consider designs of variable wire widths and spacings, for which gridless routers are desirable due to their great flexibility. The gridless routing is much more difficult than the grid-based one because the solution space of gridless routing is significantly larger than that of grid-based one. In this paper, we present the first multilevel, full-chip gridless detailed router. The router integrates global routing, detailed routing, and congestion estimation together at each level of the multilevel routing. It can handle non-uniform wire widths and consider routability and optical proximity correction (OPC). Experimental results show that our approach obtains significantly better routing solutions than previous works. For example, for a set of 11 commonly used benchmark circuits, our approach achieves 100% routing completion for all circuits while the famous state-of-the-art three-level routing and multilevel routing (mul...
Tai-Chen Chen, Yao-Wen Chang
Added 26 Jun 2010
Updated 26 Jun 2010
Type Conference
Year 2005
Where ASPDAC
Authors Tai-Chen Chen, Yao-Wen Chang
Comments (0)
books