Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

DAC
2007
ACM

favoriteEmaildiscussreport

106views Computer Architecture» more DAC 2007»

Nanometer Device Scaling in Subthreshold Circuits

14 years 5 months ago

Nanometer Device Scaling in Subthreshold Circuits

Download www.eecs.umich.edu

Scott Hanson, Mingoo Seok, Dennis Sylvester, David

Real-time Traffic

DAC 2007 | Design Automation | Nanometer Device Scaling |

claim paper

Related Content

» Modeling and Analysis of Loading Effect in Leakage of NanoScaled BulkCMOS Logic Circuits

» Simultaneous Control of Subthreshold and Gate Leakage Current in NanometerScale CMOS Circu...

» Nanometer MOSFET effects on the minimumenergy point of 45nm subthreshold logic

» Test Consideration for NanometerScale CMOS Circuits

» SoftError Tolerance Analysis and Optimization of Nanometer Circuits

» Simultaneous optimization of supply and threshold voltages for lowpower and highperformanc...

» Energypower breakdown of pipelined nanometer caches 90nm65nm45nm32nm

» A widelinearrange subthreshold CMOS transconductor employing the backgate effect

» OnChip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanosca...

Post Info
More Details (n/a)

Added	12 Nov 2009
Updated	12 Nov 2009
Type	Conference
Year	2007
Where	DAC
Authors	Scott Hanson, Mingoo Seok, Dennis Sylvester, David Blaauw

Comments (0)