Sciweavers

Share
ISLPED
1997
ACM

A one division per clock pipelined division architecture based on LAPR (lookahead of partial-remainder) for low-power ECC applic

10 years 6 months ago
A one division per clock pipelined division architecture based on LAPR (lookahead of partial-remainder) for low-power ECC applic
We propose a pipelined division architecture for low-power ECC applications, which is based on partialdivision on group basis and lookahead technique exploiting the linearity in finite field arithmetic. The throughput is one division per clock regardless of the degree of the dividend polynomial. The salient feature of this architecture is that it leads very low power-delay product. To verify the relative performance of the proposed division architecture over the conventional one using LFSR, three RS and BCH code applications were fabricated using 0.8
Hyung-Joon Kwon, Kwyro Lee
Added 26 Aug 2010
Updated 26 Aug 2010
Type Conference
Year 1997
Where ISLPED
Authors Hyung-Joon Kwon, Kwyro Lee
Comments (0)
books