Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

2

ICCAD
1997
IEEE

favoriteEmaildiscussreport

101views Hardware» more ICCAD 1997»

Optimal wire and transistor sizing for circuits with non-tree topology

13 years 8 months ago

Optimal wire and transistor sizing for circuits with non-tree topology

Download www.stanford.edu

Lieven Vandenberghe, Stephen P. Boyd, Abbas El Gam

Real-time Traffic

Hardware | ICCAD 1997 |

claim paper

Related Content

» Discrete Buffer and Wire Sizing for LinkBased NonTree Clock Networks

» Power and area optimization by reorganizing CMOS complex gate circuits

» Optimizing dominant time constant in RC circuits

» Postsynthesis sleep transistor insertion for leakage power optimization in clock tree netw...

» Robust EnergyEfficient Adder Topologies

» Topology optimization of structured powerground networks

» Circuit optimization via adjoint Lagrangians

» Tradeoff design of analog circuits using goal attainment and Wave Front sequential quadrat...

» Optimization of critical paths in circuits with levelsensitive latches

Post Info
More Details (n/a)

Added	06 Aug 2010
Updated	06 Aug 2010
Type	Conference
Year	1997
Where	ICCAD
Authors	Lieven Vandenberghe, Stephen P. Boyd, Abbas El Gamal

Comments (0)