PAC DSP Core and Application Processors

13 years 10 months ago

Download www.cecs.uci.edu

This paper provides an overview of the Parallel Architecture Core (PAC) project led by SoC Technology Center of Industrial Technology Research Institute (STC/ITRI) in Taiwan. The background of PAC project, a

David Chih-Wei Chang, I-Tao Liao, Jenq Kuen Lee, W

Real-time Traffic

ICMCS 2006 | Industrial Technology Research Institute | Parallel Architecture Core | SoC Technology Center |

claim paper

» Integrating Compiler and System Toolkit Flow for Embedded VLIW DSP Processors

» Enabling compiler flow for embedded VLIW DSP processors with distributed register files

» Compiler Supports and Optimizations for PAC VLIW DSP Processors

» DSPxPlore design space exploration methodology for an embedded DSP core

» SecurityDriven Exploration of Cryptography in DSP Cores

» Enabling Streaming Remoting on Embedded DualCore Processors

» A Dualcore Embedded SystemonChip Architecture for Multimedia Signal Processing Application...

» Synthesis of pipelined DSP accelerators with dynamic scheduling

Post Info
More Details (n/a)

Added	11 Jun 2010
Updated	11 Jun 2010
Type	Conference
Year	2006
Where	ICMCS
Authors	David Chih-Wei Chang, I-Tao Liao, Jenq Kuen Lee, Wen-Feng Chen, Shau-Yin Tseng, Chein-Wei Jen

Comments (0)

Sciweavers

PAC DSP Core and Application Processors

ICMCS 2006 | Industrial Technology Research Institute | Parallel Architecture Core | SoC Technology Center |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers