Sciweavers

DAC
2006
ACM

A parallelized way to provide data encryption and integrity checking on a processor-memory bus

14 years 5 months ago
A parallelized way to provide data encryption and integrity checking on a processor-memory bus
This paper describes a novel engine, called PE-ICE (Parallelized Encryption and Integrity Checking Engine), enabling to guarantee confidentiality and integrity of data exchanged between a SoC (System on Chip) and its external memory. The PE-ICE approach is based on an existing block-encryption algorithm to which the integrity checking capability is added. Simulation results show that the performance overhead of PE-ICE remains low (below 4%) compared to block-encryption-only systems (which provide data confidentiality only). Categories and Subject Descriptors E.3 [Data]: Data Encryption; C.5.3 [Computer Systems Organization]: Computer System Implementation Microcomputers, Portable devices; General Terms Security, Performance, Design, Algorithms, Verification. Keywords Data Confidentiality and Integrity, Architectures, Bus Encryption.
Reouven Elbaz, Lionel Torres, Gilles Sassatelli, P
Added 13 Nov 2009
Updated 13 Nov 2009
Type Conference
Year 2006
Where DAC
Authors Reouven Elbaz, Lionel Torres, Gilles Sassatelli, Pierre Guillemin, Michel Bardouillet, Albert Martinez
Comments (0)