PARLAK: Parametrized Lock Cache Generator

A system-on-chip lock cache (SoCLC) is an intellectual property (IP) core that provides effective lock synchronization in a heterogeneous multiprocessor shared-memory system-on-achip (SoC). We present PARLAK, a parametrized lock cache generator tool. PARLAK generates a synthesizable SoCLC architecture with a user specified number of lock variables and user specified number and type(s) of processor(s). PARLAK can generate a full range of customized SoCLCs, from a version for two processors with 32 lock variables occupying 1,790 gates of area to a version for 14 processors with 256 lock variables occupying 37,380 gates of area (in TSMC 0.25µ technology). PARLAK is an important contribution to IP-generator tools for both custom and reconfigurable SoC designs.

• Type: Conference
• Year: 2003
• Where: DATE
• Authors: Bilge Saglam Akgul, Vincent John Mooney III
• Keywords: DATE 2003, Hardware, Lock Cache, Lock Variables, System-on-chip Lock Cache