Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

NOCS
2010
IEEE

favoriteEmaildiscussreport

113views Computer Networks» more NOCS 2010»

Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing

13 years 3 months ago

Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing

Download www.minatec.org

Nikita Nikitin, Satrajit Chatterjee, Jordi Cortade

Real-time Traffic

Computer Networks | NOCS 2010 |

claim paper

Related Content

» A LowArea MultiLink Interconnect Architecture for GALS Chip Multiprocessors

» A lowarea interconnect architecture for chip multiprocessors

» Poweraware communication optimization for networksonchips with voltage scalable links

Post Info
More Details (n/a)

Added	29 Jan 2011
Updated	29 Jan 2011
Type	Journal
Year	2010
Where	NOCS
Authors	Nikita Nikitin, Satrajit Chatterjee, Jordi Cortadella, Michael Kishinevsky, Ümit Y. Ogras

Comments (0)