Place and route considerations for voltage interpolated designs

13 years 11 months ago

Download www.eecs.harvard.edu

— Voltage interpolation is a promising post fabrication technique for combating the eﬀects of process variations. The beneﬁts of voltage interpolation are well understood. Its implementation in a VLSI-CAD ﬂow has been considered through the synthesis stage. In this paper we study the implications of place and route on voltage interpolation. We evaluate multiple placement strategies, and conclude that a hybridization of forced placement and cluster boxing techniques results in minimum overhead.

Kevin Brownell, Ali Durlov Khan, David Brooks, Gu-

Real-time Traffic

Hardware | ISQED 2009 | Multiple Placement Strategies | Promising Post Fabrication | Voltage Interpolation |

claim paper

» Evaluation of voltage interpolation to address process variations

» Voltage islanddriven floorplanning

» Intrinsic Evolution of DigitaltoAnalog Converters Using a CMOS FPTA Chip

» REPARE Regenerator Placement and Routing Establishment in Translucent Networks

» Adding SlowSilent Virtual Channels for LowPower OnChip Networks

» Placement and Routing for 3DFPGAs Using Reinforcement Learning and Support Vector Machines

» Device and architecture cooptimization for FPGA power reduction

» NoiseDirect A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture...

Post Info
More Details (n/a)

Added	19 May 2010
Updated	19 May 2010
Type	Conference
Year	2009
Where	ISQED
Authors	Kevin Brownell, Ali Durlov Khan, David Brooks, Gu-Yeon Wei

Comments (0)

Sciweavers

Place and route considerations for voltage interpolated designs

Hardware | ISQED 2009 | Multiple Placement Strategies | Promising Post Fabrication | Voltage Interpolation |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers