Sciweavers

Share
HIPEAC
2005
Springer

Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems

9 years 8 months ago
Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems
Abstract. Power efficiency has become a key design trade-off in embedded system designs. For system-on-a-chip embedded systems, an external bus interconnects embedded processor cores, I/O peripherals, a direct memory access (DMA) controller, and off-chip memory. External memory access activities are a major source of energy consumption in embedded systems, and especially in multimedia platforms. In this paper, we focus on the energy dissipated due to the address, data, and control activity on the external bus and supporting logic. We build our external bus power model on top of a cycle-accurate simulation framework that quantifies the bus power based on memory bus state transitions. We select an Analog Devices ADSP-BF533 multimedia system-on-a-chip embedded system as our target architecture model. Using our poweraware external bus arbitration schemes, we can reduce overall power by as much as 18% in video processing applications, and by 12% on average for the test suites studied. Be...
Ke Ning, David R. Kaeli
Added 27 Jun 2010
Updated 27 Jun 2010
Type Conference
Year 2005
Where HIPEAC
Authors Ke Ning, David R. Kaeli
Comments (0)
books