Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

13

DFT
2008
IEEE

favoriteEmaildiscussreport

86views VLSI» more DFT 2008»

On Reducing Circuit Malfunctions Caused by Soft Errors

13 years 11 months ago

On Reducing Circuit Malfunctions Caused by Soft Errors

Download realtest.date.uni-paderborn.de

Ilia Polian, Sudhakar M. Reddy, Irith Pomeranz, Xu

Real-time Traffic

DFT 2008 | Hardware |

claim paper

Related Content

» Design of Adaptive Nanometer Digital Systems for Effective Control of Soft Error Tolerance

» Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits

» An analytical approach for soft error rate estimation in digital circuits

» CostEffective Approach for Reducing Soft Error Failure Rate in Logic Circuits

» Reducing parity generation latency through input value aware circuits

» Poweraware soft error hardening via selective voltage scaling

» Soft ErrorAware Power Optimization Using Gate Sizing

» General Methodology for SoftErrorAware Power Optimization Using Gate Sizing

» An IDDQ Sensor for Concurrent Timing Error Detection

Post Info
More Details (n/a)

Added	29 May 2010
Updated	29 May 2010
Type	Conference
Year	2008
Where	DFT
Authors	Ilia Polian, Sudhakar M. Reddy, Irith Pomeranz, Xun Tang, Bernd Becker

Comments (0)