Sciweavers

Share
IPPS
2010
IEEE

Restructuring parallel loops to curb false sharing on multicore architectures

8 years 8 months ago
Restructuring parallel loops to curb false sharing on multicore architectures
The memory hierarchy of most multicore systems contains one or more levels of cache that is shared among multiple cores. The shared-cache architecture presents many opportunities for performance gains for multi-threaded applications. However, when not handled carefully, contention for the shared-cache can lead to performance degradation. This paper addresses the issue of cache interference that occurs when concurrent threads access data that reside on a shared cache block. We propose a new compiler technique that takes advantage of hardware prefetching and thread affinity features to ameliorate performance loss due to this type of interference. Preliminary evaluation on a dual-core and a quad-core platform shows that our strategy can be effective in reducing cache interference for multi-threaded applications that exhibit inter-core spatial locality. Keywords-shared-cache; memory hierarchy; multicore; performance
Santosh Sarangkar, Apan Qasem
Added 13 Feb 2011
Updated 13 Feb 2011
Type Journal
Year 2010
Where IPPS
Authors Santosh Sarangkar, Apan Qasem
Comments (0)
books