Retargetable generation of TLM bus interfaces for MP-SoC platforms

In order to meet flexibility, performance and energy efficiency constraints, future SoC (System-on-Chip) designs will contain an increasing number of heterogeneous processor cores combined with a complex communication architecture. Optimal platforms are obtained by customizing both computation and communication modules to the application’s needs. In our design flow both kinds of SoC modules are automatically derived from abstract specifications. This work focuses on generating the communication adaptors, which are tailored to the processor as well as to the bus side. For early system simulation, the adaptors are capable of bridging action gap by implementing a bus interface state machine. The generated processor cores, adaptors and bus nodes are applied in the exemplary design of a JPEG decoding platform. Categories and Subject Descriptors: B.8.2 [Performance and Re

• Type: Conference
• Year: 2005
• Where: CODES
• Authors: Andreas Wieferink, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Tom Michiels, Achim Nohl, Tim Kogel
• Keywords: CODES 2005, Complex Communication Architecture, Hardware-Software Codesign, Heterogeneous Processor Cores, Processor Cores