Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

7

DATE
2004
IEEE

favoriteEmaildiscussreport

114views Hardware» more DATE 2004»

Scheduling Reusable Instructions for Power Reduction

13 years 8 months ago

Scheduling Reusable Instructions for Power Reduction

Download www.cse.psu.edu

Jie S. Hu, Narayanan Vijaykrishnan, Soontae Kim, M

Real-time Traffic

DATE 2004 | Hardware |

claim paper

Related Content

» Instruction packing reducing power and delay of the dynamic scheduling logic

» A sinknhoist framework for leakage power reduction

» UncriticalityDirected LowPower Instruction Scheduling

» Combining Instruction Coding and Scheduling to Optimize Energy in SystemonFPGA

» Power analysis and lowpower scheduling techniques for embedded DSP software

» Uncriticalitydirected scheduling for tackling variation and power challenges

» An efficient wakeup design for energy reduction in highperformance superscalar processors

» Energy efficient software through dynamic voltage scheduling

» PowerEfficient Wakeup Tag Broadcast

Post Info
More Details (n/a)

Added	20 Aug 2010
Updated	20 Aug 2010
Type	Conference
Year	2004
Where	DATE
Authors	Jie S. Hu, Narayanan Vijaykrishnan, Soontae Kim, Mahmut T. Kandemir, Mary Jane Irwin

Comments (0)