Sciweavers

Share
DAC
2007
ACM

A Self-Tuning Configurable Cache

11 years 15 days ago
A Self-Tuning Configurable Cache
The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can reduce memory subsystem energy by 62% on average. We introduce a self-tuning cache that performs transparent runtime cache tuning, thus relieving the application designer and/or compiler from predetermining an application's cache configuration. The self-tuning cache applies tuning at a determined tuning interval. A good interval balances tuning process energy overhead against the energy overhead of running in a sub-optimal cache configuration, which we show wastes much energy. We present a self-tuning cache that dynamically varies the tuning interval, resulting in average energy reduction of as much as 29%, and within 11% of the energy savings of an optimal self-tuner tuning at ? of the phase interval and within 13% of the oracle. Categories and Subject Descriptors B.3 [Memory Structures]: Performance Analy...
Ann Gordon-Ross, Frank Vahid
Added 12 Nov 2009
Updated 12 Nov 2009
Type Conference
Year 2007
Where DAC
Authors Ann Gordon-Ross, Frank Vahid
Comments (0)
books