Sciweavers

ISQED
2007
IEEE

A Simple Flip-Flop Circuit for Typical-Case Designs for DFM

13 years 10 months ago
A Simple Flip-Flop Circuit for Typical-Case Designs for DFM
The deep submicron (DSM) semiconductor technologies will make the worst-case design impossible, since they can not provide design margins that it requires. Research directions should go to typical-case design methodologies, where designers are focusing on typical cases rather than worrying about very rare worst cases. In this paper, canary logic is proposed as a promising technique that enables the typical-case design. It is easier to design than the previously proposed Razor logic by eliminating delayed clock. Estimates based on gate-level simulations show that the canary logic achieves average power reduction of 30% by exploiting dynamic variations in circuit delay.
Toshinori Sato, Yuji Kunitake
Added 04 Jun 2010
Updated 04 Jun 2010
Type Conference
Year 2007
Where ISQED
Authors Toshinori Sato, Yuji Kunitake
Comments (0)