Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
10
click to vote
ASPDAC
2008
ACM
favorite
Email
discuss
report
118
views
Hardware
»
more
ASPDAC 2008
»
Statistical gate delay model for Multiple Input Switching
13 years 6 months ago
Download
www.aspdac.com
Takayuki Fukuoka, Akira Tsuchiya, Hidetoshi Onoder
Real-time Traffic
ASPDAC 2008
|
Hardware
|
claim paper
Related Content
»
Statistical gate delay model considering multiple input switching
»
Analytical model for the impact of multiple input switching noise on timing
»
Modeling multiple input switching of CMOS gates in DSM technology using HDMR
»
Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay ...
»
Delay modeling and static timing analysis for MTCMOS circuits
»
Internode Internal Node Logic Computational Model
»
MIVC Using Multiple Input Vectors to Minimize AgingInduced Delay
»
Delay Test Quality Evaluation Using Bounded Gate Delays
»
Decoupling capacitance allocation for timing with statistical noise model and timing analy...
more »
Post Info
More Details (n/a)
Added
12 Oct 2010
Updated
12 Oct 2010
Type
Conference
Year
2008
Where
ASPDAC
Authors
Takayuki Fukuoka, Akira Tsuchiya, Hidetoshi Onodera
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision