Sciweavers

Share
UML
2004
Springer

System-on-Chip Verification Process Using UML

9 years 3 months ago
System-on-Chip Verification Process Using UML
Abstract. In this paper, we propose a verification methodology for System-OnChip (SoC) design using Unified Modeling Language (UML). We introduce UML as a formal model to analyze and formalize the specification. The specification and implementation validation can be performed systematically by introducing UML. We applied our method to a Mobile Media Processors SoC. We improved the quality of てthe specification written in informal natural language through UML modeling techniques. The test scenarios and coverage metrics for implementation are derived from the UML model systematically. The result shows that our proposal is effective for eliminating errors from both specification and implementation.
Qiang Zhu, Tsuneo Nakata, Masataka Mine, Kenichiro
Added 02 Jul 2010
Updated 02 Jul 2010
Type Conference
Year 2004
Where UML
Authors Qiang Zhu, Tsuneo Nakata, Masataka Mine, Kenichiro Kuroki, Yoichi Endo, Takashi Hasegawa
Comments (0)
books