Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

18

EURODAC
1994
IEEE

favoriteEmaildiscussreport

148views VHDL» more EURODAC 1994»

System-Level Modeling and Verification: a Comprehensive Design Methodology

13 years 7 months ago

System-Level Modeling and Verification: a Comprehensive Design Methodology

Download www.cad.polito.it

Paolo Camurati, Fulvio Corno, Paolo Prinetto, Cath

Real-time Traffic

EURODAC 1994 | VHDL |

claim paper

Related Content

» System Level Modelling of Reconfigurable FFT Architecture for SystemonChip Design

» An MPEG2 decoder case study as a driver for a system level design methodology

» Synchronization Verification in SystemLevel Design with ILP Solvers

» System level power estimation methodology with H264 decoder prediction IP case study

» SystemLevel Power Analysis Methodology Applied to the AMBA AHB Bus

» Statistical approach in a system level methodology to deal with process variation

» A Comprehensive SoC Design Methodology for Nanometer Design Challenges

» Using SystemLevel Models to Evaluate IO Subsystem Designs

» A Visual Approach to Validating System Level Designs

Post Info
More Details (n/a)

Added	27 Aug 2010
Updated	27 Aug 2010
Type	Conference
Year	1994
Where	EURODAC
Authors	Paolo Camurati, Fulvio Corno, Paolo Prinetto, Catherine Bayol, Bernard Soulas

Comments (0)