Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ISSS
2002
IEEE

favoriteEmaildiscussreport

109views Hardware» more ISSS 2002»

System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory

13 years 9 months ago

System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory

Download moss.csc.ncsu.edu

Abhijit Chatterjee, Peeter Ellervee, Vincent John

Real-time Traffic

Hardware | ISSS 2002 |

claim paper

Related Content

» Powersmart systemonchip architecture for embedded cryptosystems

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISSS
Authors	Abhijit Chatterjee, Peeter Ellervee, Vincent John Mooney III, Jun-Cheol Park, Kyu-won Choi, Kiran Puttaswamy

Comments (0)