Sciweavers

Share
ATS
2004
IEEE

Test Instruction Set (TIS) for High Level Self-Testing of CPU Cores

8 years 12 months ago
Test Instruction Set (TIS) for High Level Self-Testing of CPU Cores
TIS (Test Instruction Set) is an instruction level technique for CPU core self-testing. This method is based on enhancing a CPU instruction set with test instructions. TIS replaces the NOP instruction that is available in most processors with test instructions so that online testing can be done with no performance penalty. This method can be applied to both offline and online (concurrent) testing of all types of processors (single-cycle, multi-cycle and pipelined). TIS is appropriate for pipelined architectures in which one or many NOP instructions (or stalls) are inserted between instructions that are data or control dependent. We have implemented this test method on a pipelined CPU core and some programs have been run on it to illustrate the method. Also fault coverage results are presented to demonstrate the appropriateness of TIS test technique.
Saeed Shamshiri, Hadi Esmaeilzadeh, Zainalabedin N
Added 20 Aug 2010
Updated 20 Aug 2010
Type Conference
Year 2004
Where ATS
Authors Saeed Shamshiri, Hadi Esmaeilzadeh, Zainalabedin Navabi
Comments (0)
books