Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

ATS
1998
IEEE

favoriteEmaildiscussreport

113views Hardware» more ATS 1998»

Testing and Diagnosis of Interconnect Structures in FPGAs

13 years 8 months ago

Testing and Diagnosis of Interconnect Structures in FPGAs

Download vlsilab.cs.nchu.edu.tw

Since Field programmable gate arrays (FPGAs) are reprogrammable, faults in them can be easily toleruted once fault sites are located. Previous researches on diagnosis of FPGAs mainly deal with faulty logic block. In this paper we present a method for the testing and diagnosis of faults in the interconnect structures of FPGAs. A predefined set of tests that can locate all single faults and many multiple faults is presented. 01her multiple faults can be located with an adaptive test set. This work, combined with previous works on the diagnosis of faulty logic blocks in FPGAs, make.i it possible to utilize FPGAs withfaults.

Sying-Jyan Wang, Chao-Neng Huang

Real-time Traffic

ATS 1998 | Faults | Faulty Logic Blocks | Hardware | Multiple Faults |

claim paper

Related Content

» BISTBased Diagnosis of FPGA Interconnect

» IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults

» Diagnosis of Interconnect Faults in ClusterBased FPGA Architectures

» Testing and diagnosis of interconnect faults in clusterbased FPGA architectures

» Testing the Configurable InterconnectLogic Interface of SRAMBased FPGAs

» A coloring approach to the structural diagnosis of interconnects

» An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults

» Selftest methodology for atspeed test of crosstalk in chip interconnects

» Yield enhancements of designspecific FPGAs

Post Info
More Details (n/a)

Added	04 Aug 2010
Updated	04 Aug 2010
Type	Conference
Year	1998
Where	ATS
Authors	Sying-Jyan Wang, Chao-Neng Huang

Comments (0)