Sciweavers

Share
DSN
2011
IEEE

Transparent dynamic binding with fault-tolerant cache coherence protocol for chip multiprocessors

10 years 1 months ago
Transparent dynamic binding with fault-tolerant cache coherence protocol for chip multiprocessors
—Aggressive technology scaling causes chip multiprocessors increasingly error-prone. Core-level faulttolerant approaches bind two cores to implement redundant execution and error detection. However, along with more cores integrated into one chip, existing static and dynamic binding schemes suffer from the scalability problem when considering the violation effects caused by external write operations. In this paper, we present a transparent dynamic binding (TDB) mechanism to address the issue. Learning from static binding schemes, we involve the private caches to hold identical data blocks, thus we reduce the global masterslave consistency maintenance to the scale of the private caches. With our fault-tolerant cache coherence protocol, TDB satisfies the objective of private cache consistency, therefore provides excellent scalability and flexibility. Experimental results show that, for a set of parallel workloads, the overall performance of our TDB scheme is very close to that of baseli...
Shuchang Shan, Yu Hu, Xiaowei Li
Added 19 Dec 2011
Updated 19 Dec 2011
Type Journal
Year 2011
Where DSN
Authors Shuchang Shan, Yu Hu, Xiaowei Li
Comments (0)
books