Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

12

SLIP
2003
ACM

favoriteEmaildiscussreport

74views Computer Networks» more SLIP 2003»

Understanding metrics in logic synthesis for routability enhancement

13 years 10 months ago

Understanding metrics in logic synthesis for routability enhancement

Download www.sliponline.org

Victor N. Kravets, Prabhakar Kudva

Real-time Traffic

Computer Networks | SLIP 2003 |

claim paper

Related Content

» Towards layoutfriendly highlevel synthesis

» Technology Mapping for Reliability Enhancement in Logic Synthesis

» Floorplan management incremental placement for gate sizing and buffer insertion

» A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy

» A human study of patch maintainability

Post Info
More Details (n/a)

Added	05 Jul 2010
Updated	05 Jul 2010
Type	Conference
Year	2003
Where	SLIP
Authors	Victor N. Kravets, Prabhakar Kudva

Comments (0)